From ffe81b4aa631ae2a32da19cb4ba64cc187b2c036 Mon Sep 17 00:00:00 2001
From: Erich Eckner <git@eckner.net>
Date: Sat, 8 Apr 2017 17:13:36 +0200
Subject: compiliert jetzt

---
 .gitignore        |   5 +
 Fernbedienung.asm |  35 +--
 Makefile          |  17 ++
 tn24def.inc       | 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
 4 files changed, 713 insertions(+), 17 deletions(-)
 create mode 100644 .gitignore
 create mode 100644 Makefile
 create mode 100644 tn24def.inc

diff --git a/.gitignore b/.gitignore
new file mode 100644
index 0000000..22acbed
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,5 @@
+Debug
+Release
+*.o
+*.elf
+*.hex
diff --git a/Fernbedienung.asm b/Fernbedienung.asm
index c0b3ae8..74ea21c 100644
--- a/Fernbedienung.asm
+++ b/Fernbedienung.asm
@@ -5,22 +5,23 @@
  *   Author: Erich
  */ 
 
-
-.DEF sbuff0 = r0		; serieller Puffer 0 bis
-.DEF sbuff1 = r1
-.DEF sbuff2 = r2
-.DEF sbuff3 = r3
-.DEF sbuff4 = r4		; 4
-.DEF lastB = r5			; letzter Zustand von PINB
-.DEF lt1p0l = r6		; letzte Flankenposition PINB0 (Timer 1) low
-.DEF lt1p0h = r7		; dito high
-.DEF lt1p1l = r8		; dito PINB1 low
-.DEF lt1p1h = r9		; dito high
-.DEF bcnt0 = r10		; Bitzähler PINB0
-.DEF bcnt1 = r11		; Bitzähler PINB1
-.DEF t1moml = r12		; momentane Position Timer 1 low
-.DEF t1momh = r13		; dito high
-.DEF aender = r14		; Änderungen in PINB
+.INCLUDE "tn24def.inc"
+
+.EQU sbuff0, 0		; serieller Puffer 0 bis
+.EQU sbuff1, 1
+.EQU sbuff2, 2
+.EQU sbuff3, 3
+.EQU sbuff4, 4		; 4
+.EQU lastB, 5			; letzter Zustand von PINB
+.EQU lt1p0l, 6		; letzte Flankenposition PINB0 (Timer 1) low
+.EQU lt1p0h, 7		; dito high
+.EQU lt1p1l, 8		; dito PINB1 low
+.EQU lt1p1h, 9		; dito high
+.EQU bcnt0, 10		; Bitzähler PINB0
+.EQU bcnt1, 11		; Bitzähler PINB1
+.EQU t1moml, 12		; momentane Position Timer 1 low
+.EQU t1momh, 13		; dito high
+.EQU aender, 14		; Änderungen in PINB
 
  	rjmp	RESET
 	reti
@@ -41,7 +42,7 @@
 	reti
 
  RESET:
-	ldi r16,low(RAMEND)				; Stackpointer initialisieren
+	ldi r16,lo8(RAMEND)				; Stackpointer initialisieren
 	out SPL,r16
 
 	ldi r16,0x80
diff --git a/Makefile b/Makefile
new file mode 100644
index 0000000..7c6c1e7
--- /dev/null
+++ b/Makefile
@@ -0,0 +1,17 @@
+
+all: Fernbedienung.hex
+
+install: all
+	avrdude -c avrispmkII -p t24 -U flash:w:Fernbedienung.hex:i
+
+check:
+	avrdude -c avrispmkII -p t24 -U flash:v:Fernbedienung.hex:i
+
+%.o: %.asm *.inc
+	avr-as $< -mmcu=attiny24 -o $@
+
+%.elf: %.o
+	avr-ld -o $@ $<
+
+%.hex: %.elf
+	avr-objcopy --output-target=ihex $< $@
diff --git a/tn24def.inc b/tn24def.inc
new file mode 100644
index 0000000..ba4d286
--- /dev/null
+++ b/tn24def.inc
@@ -0,0 +1,673 @@
+;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
+;***** Created: 2011-02-09 12:04 ******* Source: ATtiny24.xml ************
+;*************************************************************************
+;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
+;* 
+;* Number            : AVR000
+;* File Name         : "tn24def.inc"
+;* Title             : Register/Bit Definitions for the ATtiny24
+;* Date              : 2011-02-09
+;* Version           : 2.35
+;* Support E-mail    : avr@atmel.com
+;* Target MCU        : ATtiny24
+;* 
+;* DESCRIPTION
+;* When including this file in the assembly program file, all I/O register 
+;* names and I/O register bit names appearing in the data book can be used.
+;* In addition, the six registers forming the three data pointers X, Y and 
+;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
+;* SRAM is also defined 
+;* 
+;* The Register names are represented by their hexadecimal address.
+;* 
+;* The Register Bit names are represented by their bit number (0-7).
+;* 
+;* Please observe the difference in using the bit names with instructions
+;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
+;* (skip if bit in register set/cleared). The following example illustrates
+;* this:
+;* 
+;* in    r16,PORTB             ;read PORTB latch
+;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
+;* out   PORTB,r16             ;output to PORTB
+;* 
+;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
+;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
+;* rjmp  TOV0_is_set           ;jump if set
+;* ...                         ;otherwise do something else
+;*************************************************************************
+
+#ifndef _TN24DEF_INC_
+#define _TN24DEF_INC_
+
+
+#pragma partinc 0
+
+; ***** SPECIFY DEVICE ***************************************************
+; .DEVICE ATtiny24
+#pragma AVRPART ADMIN PART_NAME ATtiny24
+.equ	SIGNATURE_000, 0x1e
+.equ	SIGNATURE_001, 0x91
+.equ	SIGNATURE_002, 0x0b
+
+#pragma AVRPART CORE CORE_VERSION V2
+#pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
+
+
+; ***** I/O REGISTER DEFINITIONS *****************************************
+; NOTE:
+; Definitions marked "MEMORY MAPPED"are extended I/O ports
+; and cannot be used with IN/OUT instructions
+.equ	SREG, 0x3f
+.equ	SPL, 0x3d
+.equ	OCR0B, 0x3c
+.equ	GIMSK, 0x3b
+.equ	GIFR, 0x3a
+.equ	TIMSK0, 0x39
+.equ	TIFR0, 0x38
+.equ	SPMCSR, 0x37
+.equ	OCR0A, 0x36
+.equ	MCUCR, 0x35
+.equ	MCUSR, 0x34
+.equ	TCCR0B, 0x33
+.equ	TCNT0, 0x32
+.equ	OSCCAL, 0x31
+.equ	TCCR0A, 0x30
+.equ	TCCR1A, 0x2f
+.equ	TCCR1B, 0x2e
+.equ	TCNT1L, 0x2c
+.equ	TCNT1H, 0x2d
+.equ	OCR1AL, 0x2a
+.equ	OCR1AH, 0x2b
+.equ	OCR1BL, 0x28
+.equ	OCR1BH, 0x29
+.equ	DWDR, 0x27
+.equ	CLKPR, 0x26
+.equ	ICR1L, 0x24
+.equ	ICR1H, 0x25
+.equ	GTCCR, 0x23
+.equ	TCCR1C, 0x22
+.equ	WDTCSR, 0x21
+.equ	PCMSK1, 0x20
+.equ	EEARH, 0x1f
+.equ	EEARL, 0x1e
+.equ	EEDR, 0x1d
+.equ	EECR, 0x1c
+.equ	PORTA, 0x1b
+.equ	DDRA, 0x1a
+.equ	PINA, 0x19
+.equ	PORTB, 0x18
+.equ	DDRB, 0x17
+.equ	PINB, 0x16
+.equ	GPIOR2, 0x15
+.equ	GPIOR1, 0x14
+.equ	GPIOR0, 0x13
+.equ	PCMSK0, 0x12
+.equ	USIBR, 0x10
+.equ	USIDR, 0x0f
+.equ	USISR, 0x0e
+.equ	USICR, 0x0d
+.equ	TIMSK1, 0x0c
+.equ	TIFR1, 0x0b
+.equ	ACSR, 0x08
+.equ	ADMUX, 0x07
+.equ	ADCSRA, 0x06
+.equ	ADCH, 0x05
+.equ	ADCL, 0x04
+.equ	ADCSRB, 0x03
+.equ	DIDR0, 0x01
+.equ	PRR, 0x00
+
+
+; ***** BIT DEFINITIONS **************************************************
+
+; ***** PORTA ************************
+; PORTA - Port A Data Register
+.equ	PORTA0, 0	; Port A Data Register bit 0
+.equ	PA0, 0	; For compatibility
+.equ	PORTA1, 1	; Port A Data Register bit 1
+.equ	PA1, 1	; For compatibility
+.equ	PORTA2, 2	; Port A Data Register bit 2
+.equ	PA2, 2	; For compatibility
+.equ	PORTA3, 3	; Port A Data Register bit 3
+.equ	PA3, 3	; For compatibility
+.equ	PORTA4, 4	; Port A Data Register bit 4
+.equ	PA4, 4	; For compatibility
+.equ	PORTA5, 5	; Port A Data Register bit 5
+.equ	PA5, 5	; For compatibility
+.equ	PORTA6, 6	; Port A Data Register bit 6
+.equ	PA6, 6	; For compatibility
+.equ	PORTA7, 7	; Port A Data Register bit 7
+.equ	PA7, 7	; For compatibility
+
+; DDRA - Port A Data Direction Register
+.equ	DDA0, 0	; Data Direction Register, Port A, bit 0
+.equ	DDA1, 1	; Data Direction Register, Port A, bit 1
+.equ	DDA2, 2	; Data Direction Register, Port A, bit 2
+.equ	DDA3, 3	; Data Direction Register, Port A, bit 3
+.equ	DDA4, 4	; Data Direction Register, Port A, bit 4
+.equ	DDA5, 5	; Data Direction Register, Port A, bit 5
+.equ	DDA6, 6	; Data Direction Register, Port A, bit 6
+.equ	DDA7, 7	; Data Direction Register, Port A, bit 7
+
+; PINA - Port A Input Pins
+.equ	PINA0, 0	; Input Pins, Port A bit 0
+.equ	PINA1, 1	; Input Pins, Port A bit 1
+.equ	PINA2, 2	; Input Pins, Port A bit 2
+.equ	PINA3, 3	; Input Pins, Port A bit 3
+.equ	PINA4, 4	; Input Pins, Port A bit 4
+.equ	PINA5, 5	; Input Pins, Port A bit 5
+.equ	PINA6, 6	; Input Pins, Port A bit 6
+.equ	PINA7, 7	; Input Pins, Port A bit 7
+
+
+; ***** PORTB ************************
+; PORTB - Data Register, Port B
+.equ	PORTB0, 0	; 
+.equ	PB0, 0	; For compatibility
+.equ	PORTB1, 1	; 
+.equ	PB1, 1	; For compatibility
+.equ	PORTB2, 2	; 
+.equ	PB2, 2	; For compatibility
+.equ	PORTB3, 3	; 
+.equ	PB3, 3	; For compatibility
+
+; DDRB - Data Direction Register, Port B
+.equ	DDB0, 0	; 
+.equ	DDB1, 1	; 
+.equ	DDB2, 2	; 
+.equ	DDB3, 3	; 
+
+; PINB - Input Pins, Port B
+.equ	PINB0, 0	; 
+.equ	PINB1, 1	; 
+.equ	PINB2, 2	; 
+.equ	PINB3, 3	; 
+
+
+; ***** ANALOG_COMPARATOR ************
+; ADCSRB - ADC Control and Status Register B
+.equ	ACME, 6	; Analog Comparator Multiplexer Enable
+
+; ACSR - Analog Comparator Control And Status Register
+.equ	ACIS0, 0	; Analog Comparator Interrupt Mode Select bit 0
+.equ	ACIS1, 1	; Analog Comparator Interrupt Mode Select bit 1
+.equ	ACIC, 2	; Analog Comparator Input Capture Enable
+.equ	ACIE, 3	; Analog Comparator Interrupt Enable
+.equ	ACI, 4	; Analog Comparator Interrupt Flag
+.equ	ACO, 5	; Analog Compare Output
+.equ	ACBG, 6	; Analog Comparator Bandgap Select
+.equ	AINBG, ACBG	; For compatibility
+.equ	ACD, 7	; Analog Comparator Disable
+
+; DIDR0 - 
+.equ	ADC0D, 0	; ADC 0 Digital input buffer disable
+.equ	ADC1D, 1	; ADC 1 Digital input buffer disable
+
+
+; ***** AD_CONVERTER *****************
+; ADMUX - ADC Multiplexer Selection Register
+.equ	MUX0, 0	; Analog Channel and Gain Selection Bit 0
+.equ	MUX1, 1	; Analog Channel and Gain Selection Bit 1
+.equ	MUX2, 2	; Analog Channel and Gain Selection Bit 2
+.equ	MUX3, 3	; Analog Channel and Gain Selection Bit 3
+.equ	MUX4, 4	; Analog Channel and Gain Selection Bit 4
+.equ	MUX5, 5	; Analog Channel and Gain Selection Bit 5
+.equ	REFS0, 6	; Reference Selection Bit 0
+.equ	REFS1, 7	; Reference Selection Bit 1
+
+; ADCSRA - ADC Control and Status Register A
+.equ	ADPS0, 0	; ADC  Prescaler Select Bit 0
+.equ	ADPS1, 1	; ADC  Prescaler Select Bit 1
+.equ	ADPS2, 2	; ADC  Prescaler Select Bit 2
+.equ	ADIE, 3	; ADC Interrupt Enable
+.equ	ADIF, 4	; ADC Interrupt Flag
+.equ	ADATE, 5	; ADC Auto Trigger Enable
+.equ	ADSC, 6	; ADC Start Conversion
+.equ	ADEN, 7	; ADC Enable
+
+; ADCH - ADC Data Register High Byte
+.equ	ADCH0, 0	; ADC Data Register High Byte Bit 0
+.equ	ADCH1, 1	; ADC Data Register High Byte Bit 1
+.equ	ADCH2, 2	; ADC Data Register High Byte Bit 2
+.equ	ADCH3, 3	; ADC Data Register High Byte Bit 3
+.equ	ADCH4, 4	; ADC Data Register High Byte Bit 4
+.equ	ADCH5, 5	; ADC Data Register High Byte Bit 5
+.equ	ADCH6, 6	; ADC Data Register High Byte Bit 6
+.equ	ADCH7, 7	; ADC Data Register High Byte Bit 7
+
+; ADCL - ADC Data Register Low Byte
+.equ	ADCL0, 0	; ADC Data Register Low Byte Bit 0
+.equ	ADCL1, 1	; ADC Data Register Low Byte Bit 1
+.equ	ADCL2, 2	; ADC Data Register Low Byte Bit 2
+.equ	ADCL3, 3	; ADC Data Register Low Byte Bit 3
+.equ	ADCL4, 4	; ADC Data Register Low Byte Bit 4
+.equ	ADCL5, 5	; ADC Data Register Low Byte Bit 5
+.equ	ADCL6, 6	; ADC Data Register Low Byte Bit 6
+.equ	ADCL7, 7	; ADC Data Register Low Byte Bit 7
+
+; ADCSRB - ADC Control and Status Register B
+.equ	ADTS0, 0	; ADC Auto Trigger Source bit 0
+.equ	ADTS1, 1	; ADC Auto Trigger Source bit 1
+.equ	ADTS2, 2	; ADC Auto Trigger Source bit 2
+.equ	ADLAR, 4	; ADC Left Adjust Result
+.equ	BIN, 7	; Bipolar Input Mode
+
+; DIDR0 - Digital Input Disable Register 0
+;.equ	ADC0D	= 0	; ADC0 Digital Input Disable
+;.equ	ADC1D	= 1	; ADC1 Digital Input Disable
+.equ	ADC2D, 2	; ADC2 Digital Input Disable
+.equ	ADC3D, 3	; ADC3 Digital Input Disable
+.equ	ADC4D, 4	; ADC4 Digital Input Disable
+.equ	ADC5D, 5	; ADC5 Digital Input Disable
+.equ	ADC6D, 6	; ADC6 Digital Input Disable
+.equ	ADC7D, 7	; ADC7 Digital Input Disable
+
+
+; ***** USI **************************
+; USIBR - USI Buffer Register
+.equ	USIBR0, 0	; USI Buffer Register bit 0
+.equ	USIBR1, 1	; USI Buffer Register bit 1
+.equ	USIBR2, 2	; USI Buffer Register bit 2
+.equ	USIBR3, 3	; USI Buffer Register bit 3
+.equ	USIBR4, 4	; USI Buffer Register bit 4
+.equ	USIBR5, 5	; USI Buffer Register bit 5
+.equ	USIBR6, 6	; USI Buffer Register bit 6
+.equ	USIBR7, 7	; USI Buffer Register bit 7
+
+; USIDR - USI Data Register
+.equ	USIDR0, 0	; USI Data Register bit 0
+.equ	USIDR1, 1	; USI Data Register bit 1
+.equ	USIDR2, 2	; USI Data Register bit 2
+.equ	USIDR3, 3	; USI Data Register bit 3
+.equ	USIDR4, 4	; USI Data Register bit 4
+.equ	USIDR5, 5	; USI Data Register bit 5
+.equ	USIDR6, 6	; USI Data Register bit 6
+.equ	USIDR7, 7	; USI Data Register bit 7
+
+; USISR - USI Status Register
+.equ	USICNT0, 0	; USI Counter Value Bit 0
+.equ	USICNT1, 1	; USI Counter Value Bit 1
+.equ	USICNT2, 2	; USI Counter Value Bit 2
+.equ	USICNT3, 3	; USI Counter Value Bit 3
+.equ	USIDC, 4	; Data Output Collision
+.equ	USIPF, 5	; Stop Condition Flag
+.equ	USIOIF, 6	; Counter Overflow Interrupt Flag
+.equ	USISIF, 7	; Start Condition Interrupt Flag
+
+; USICR - USI Control Register
+.equ	USITC, 0	; Toggle Clock Port Pin
+.equ	USICLK, 1	; Clock Strobe
+.equ	USICS0, 2	; USI Clock Source Select Bit 0
+.equ	USICS1, 3	; USI Clock Source Select Bit 1
+.equ	USIWM0, 4	; USI Wire Mode Bit 0
+.equ	USIWM1, 5	; USI Wire Mode Bit 1
+.equ	USIOIE, 6	; Counter Overflow Interrupt Enable
+.equ	USISIE, 7	; Start Condition Interrupt Enable
+
+
+; ***** EXTERNAL_INTERRUPT ***********
+; MCUCR - MCU Control Register
+.equ	ISC00, 0	; Interrupt Sense Control 0 Bit 0
+.equ	ISC01, 1	; Interrupt Sense Control 0 Bit 1
+
+; GIMSK - General Interrupt Mask Register
+.equ	GICR, GIMSK	; For compatibility
+.equ	PCIE0, 4	; Pin Change Interrupt Enable 0
+.equ	PCIE1, 5	; Pin Change Interrupt Enable 1
+.equ	INT0, 6	; External Interrupt Request 0 Enable
+
+; GIFR - General Interrupt Flag register
+.equ	PCIF0, 4	; Pin Change Interrupt Flag 0
+.equ	PCIF1, 5	; Pin Change Interrupt Flag 1
+.equ	INTF0, 6	; External Interrupt Flag 0
+
+; PCMSK1 - Pin Change Enable Mask 1
+.equ	PCINT8, 0	; Pin Change Enable Mask Bit 8
+.equ	PCINT9, 1	; Pin Change Enable Mask Bit 9
+.equ	PCINT10, 2	; Pin Change Enable Mask Bit 10
+.equ	PCINT11, 3	; Pin Change Enable Mask Bit 11
+
+; PCMSK0 - Pin Change Enable Mask 0
+.equ	PCINT0, 0	; Pin Change Enable Mask Bit 0
+.equ	PCINT1, 1	; Pin Change Enable Mask Bit 1
+.equ	PCINT2, 2	; Pin Change Enable Mask Bit 2
+.equ	PCINT3, 3	; Pin Change Enable Mask Bit 3
+.equ	PCINT4, 4	; Pin Change Enable Mask Bit 4
+.equ	PCINT5, 5	; Pin Change Enable Mask Bit 5
+.equ	PCINT6, 6	; Pin Change Enable Mask Bit 6
+.equ	PCINT7, 7	; Pin Change Enable Mask Bit 7
+
+
+; ***** EEPROM ***********************
+; EEARL - EEPROM Address Register Low Byte
+.equ	EEAR0, 0	; EEPROM Read/Write Access Bit 0
+.equ	EEAR1, 1	; EEPROM Read/Write Access Bit 1
+.equ	EEAR2, 2	; EEPROM Read/Write Access Bit 2
+.equ	EEAR3, 3	; EEPROM Read/Write Access Bit 3
+.equ	EEAR4, 4	; EEPROM Read/Write Access Bit 4
+.equ	EEAR5, 5	; EEPROM Read/Write Access Bit 5
+.equ	EEAR6, 6	; EEPROM Read/Write Access Bit 6
+.equ	EEAR7, 7	; EEPROM Read/Write Access Bit 7
+
+; EEARH - EEPROM Address Register High Byte
+.equ	EEAR8, 0	; EEPROM Read/Write Access Bit 0
+
+; EEDR - EEPROM Data Register
+.equ	EEDR0, 0	; EEPROM Data Register bit 0
+.equ	EEDR1, 1	; EEPROM Data Register bit 1
+.equ	EEDR2, 2	; EEPROM Data Register bit 2
+.equ	EEDR3, 3	; EEPROM Data Register bit 3
+.equ	EEDR4, 4	; EEPROM Data Register bit 4
+.equ	EEDR5, 5	; EEPROM Data Register bit 5
+.equ	EEDR6, 6	; EEPROM Data Register bit 6
+.equ	EEDR7, 7	; EEPROM Data Register bit 7
+
+; EECR - EEPROM Control Register
+.equ	EERE, 0	; EEPROM Read Enable
+.equ	EEPE, 1	; EEPROM Write Enable
+.equ	EEMPE, 2	; EEPROM Master Write Enable
+.equ	EERIE, 3	; EEPROM Ready Interrupt Enable
+.equ	EEPM0, 4	; EEPROM Programming Mode Bit 0
+.equ	EEPM1, 5	; EEPROM Programming Mode Bit 1
+
+
+; ***** WATCHDOG *********************
+; WDTCSR - Watchdog Timer Control Register
+.equ	WDP0, 0	; Watch Dog Timer Prescaler bit 0
+.equ	WDP1, 1	; Watch Dog Timer Prescaler bit 1
+.equ	WDP2, 2	; Watch Dog Timer Prescaler bit 2
+.equ	WDE, 3	; Watch Dog Enable
+.equ	WDCE, 4	; Watchdog Change Enable
+.equ	WDP3, 5	; Watchdog Timer Prescaler Bit 3
+.equ	WDIE, 6	; Watchdog Timeout Interrupt Enable
+.equ	WDIF, 7	; Watchdog Timeout Interrupt Flag
+
+
+; ***** TIMER_COUNTER_0 **************
+; TIMSK0 - Timer/Counter Interrupt Mask Register
+.equ	TOIE0, 0	; Timer/Counter0 Overflow Interrupt Enable
+.equ	OCIE0A, 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
+.equ	OCIE0B, 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
+
+; TIFR0 - Timer/Counter0 Interrupt Flag Register
+.equ	TOV0, 0	; Timer/Counter0 Overflow Flag
+.equ	OCF0A, 1	; Timer/Counter0 Output Compare Flag A
+.equ	OCF0B, 2	; Timer/Counter0 Output Compare Flag B
+
+; TCCR0A - Timer/Counter  Control Register A
+.equ	WGM00, 0	; Waveform Generation Mode bit 0
+.equ	WGM01, 1	; Waveform Generation Mode bit 1
+.equ	COM0B0, 4	; Compare Match Output B Mode bit 0
+.equ	COM0B1, 5	; Compare Match Output B Mode bit 1
+.equ	COM0A0, 6	; Compare Match Output A Mode bit 0
+.equ	COM0A1, 7	; Compare Match Output A Mode bit 1
+
+; TCCR0B - Timer/Counter Control Register B
+.equ	CS00, 0	; Clock Select bit 0
+.equ	CS01, 1	; Clock Select bit 1
+.equ	CS02, 2	; Clock Select bit 2
+.equ	WGM02, 3	; Waveform Generation Mode bit 2
+.equ	FOC0B, 6	; Force Output Compare B
+.equ	FOC0A, 7	; Force Output Compare A
+
+; TCNT0 - Timer/Counter0
+.equ	TCNT0_0, 0	; 
+.equ	TCNT0_1, 1	; 
+.equ	TCNT0_2, 2	; 
+.equ	TCNT0_3, 3	; 
+.equ	TCNT0_4, 4	; 
+.equ	TCNT0_5, 5	; 
+.equ	TCNT0_6, 6	; 
+.equ	TCNT0_7, 7	; 
+
+; OCR0A - Timer/Counter0 Output Compare Register A
+.equ	OCR0A_0, 0	; 
+.equ	OCR0A_1, 1	; 
+.equ	OCR0A_2, 2	; 
+.equ	OCR0A_3, 3	; 
+.equ	OCR0A_4, 4	; 
+.equ	OCR0A_5, 5	; 
+.equ	OCR0A_6, 6	; 
+.equ	OCR0A_7, 7	; 
+
+; OCR0B - Timer/Counter0 Output Compare Register B
+.equ	OCR0_0, 0	; 
+.equ	OCR0_1, 1	; 
+.equ	OCR0_2, 2	; 
+.equ	OCR0_3, 3	; 
+.equ	OCR0_4, 4	; 
+.equ	OCR0_5, 5	; 
+.equ	OCR0_6, 6	; 
+.equ	OCR0_7, 7	; 
+
+; GTCCR - General Timer/Counter Control Register
+.equ	PSR10, 0	; Prescaler Reset Timer/CounterN
+.equ	TSM, 7	; Timer/Counter Synchronization Mode
+
+
+; ***** TIMER_COUNTER_1 **************
+; TIMSK1 - Timer/Counter1 Interrupt Mask Register
+.equ	TOIE1, 0	; Timer/Counter1 Overflow Interrupt Enable
+.equ	OCIE1A, 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
+.equ	OCIE1B, 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
+.equ	ICIE1, 5	; Timer/Counter1 Input Capture Interrupt Enable
+
+; TIFR1 - Timer/Counter Interrupt Flag register
+.equ	TOV1, 0	; Timer/Counter1 Overflow Flag
+.equ	OCF1A, 1	; Timer/Counter1 Output Compare A Match Flag
+.equ	OCF1B, 2	; Timer/Counter1 Output Compare B Match Flag
+.equ	ICF1, 5	; Timer/Counter1 Input Capture Flag
+
+; TCCR1A - Timer/Counter1 Control Register A
+.equ	WGM10, 0	; Pulse Width Modulator Select Bit 0
+.equ	PWM10, WGM10	; For compatibility
+.equ	WGM11, 1	; Pulse Width Modulator Select Bit 1
+.equ	PWM11, WGM11	; For compatibility
+.equ	COM1B0, 4	; Comparet Ouput Mode 1B, bit 0
+.equ	COM1B1, 5	; Compare Output Mode 1B, bit 1
+.equ	COM1A0, 6	; Comparet Ouput Mode 1A, bit 0
+.equ	COM1A1, 7	; Compare Output Mode 1A, bit 1
+
+; TCCR1B - Timer/Counter1 Control Register B
+.equ	CS10, 0	; Clock Select bit 0
+.equ	CS11, 1	; Clock Select 1 bit 1
+.equ	CS12, 2	; Clock Select1 bit 2
+.equ	WGM12, 3	; Waveform Generation Mode Bit 2
+.equ	CTC1, WGM12	; For compatibility
+.equ	WGM13, 4	; Waveform Generation Mode Bit 3
+.equ	ICES1, 6	; Input Capture 1 Edge Select
+.equ	ICNC1, 7	; Input Capture 1 Noise Canceler
+
+; TCCR1C - Timer/Counter1 Control Register C
+.equ	FOC1B, 6	; Force Output Compare for Channel B
+.equ	FOC1A, 7	; Force Output Compare for Channel A
+
+
+; ***** CPU **************************
+; SREG - Status Register
+.equ	SREG_C, 0	; Carry Flag
+.equ	SREG_Z, 1	; Zero Flag
+.equ	SREG_N, 2	; Negative Flag
+.equ	SREG_V, 3	; Two's Complement Overflow Flag
+.equ	SREG_S, 4	; Sign Bit
+.equ	SREG_H, 5	; Half Carry Flag
+.equ	SREG_T, 6	; Bit Copy Storage
+.equ	SREG_I, 7	; Global Interrupt Enable
+
+; SPL - Stack Pointer Low
+.equ	SP0, 0	; Stack pointer bit 0
+.equ	SP1, 1	; Stack pointer bit 1
+.equ	SP2, 2	; Stack pointer bit 2
+.equ	SP3, 3	; Stack pointer bit 3
+.equ	SP4, 4	; Stack pointer bit 4
+.equ	SP5, 5	; Stack pointer bit 5
+.equ	SP6, 6	; Stack pointer bit 6
+.equ	SP7, 7	; Stack pointer bit 7
+
+; MCUCR - MCU Control Register
+.equ	SM0, 3	; Sleep Mode Select Bit 0
+.equ	SM1, 4	; Sleep Mode Select Bit 1
+.equ	SE, 5	; Sleep Enable
+.equ	PUD, 6	; 
+
+; MCUSR - MCU Status Register
+.equ	PORF, 0	; Power-on reset flag
+.equ	EXTRF, 1	; External Reset Flag
+.equ	BORF, 2	; Brown-out Reset Flag
+.equ	WDRF, 3	; Watchdog Reset Flag
+
+; OSCCAL - Oscillator Calibration Value
+.equ	CAL0, 0	; Oscillator Calibration Value Bit0
+.equ	CAL1, 1	; Oscillator Calibration Value Bit1
+.equ	CAL2, 2	; Oscillator Calibration Value Bit2
+.equ	CAL3, 3	; Oscillator Calibration Value Bit3
+.equ	CAL4, 4	; Oscillator Calibration Value Bit4
+.equ	CAL5, 5	; Oscillator Calibration Value Bit5
+.equ	CAL6, 6	; Oscillator Calibration Value Bit6
+.equ	CAL7, 7	; Oscillator Calibration Value Bit7
+
+; GPIOR2 - General Purpose I/O Register 2
+.equ	GPIOR20, 0	; 
+.equ	GPIOR21, 1	; 
+.equ	GPIOR22, 2	; 
+.equ	GPIOR23, 3	; 
+.equ	GPIOR24, 4	; 
+.equ	GPIOR25, 5	; 
+.equ	GPIOR26, 6	; 
+.equ	GPIOR27, 7	; 
+
+; GPIOR1 - General Purpose I/O Register 1
+.equ	GPIOR10, 0	; 
+.equ	GPIOR11, 1	; 
+.equ	GPIOR12, 2	; 
+.equ	GPIOR13, 3	; 
+.equ	GPIOR14, 4	; 
+.equ	GPIOR15, 5	; 
+.equ	GPIOR16, 6	; 
+.equ	GPIOR17, 7	; 
+
+; GPIOR0 - General Purpose I/O Register 0
+.equ	GPIOR00, 0	; 
+.equ	GPIOR01, 1	; 
+.equ	GPIOR02, 2	; 
+.equ	GPIOR03, 3	; 
+.equ	GPIOR04, 4	; 
+.equ	GPIOR05, 5	; 
+.equ	GPIOR06, 6	; 
+.equ	GPIOR07, 7	; 
+
+; PRR - Power Reduction Register
+.equ	PRADC, 0	; Power Reduction ADC
+.equ	PRUSI, 1	; Power Reduction USI
+.equ	PRTIM0, 2	; Power Reduction Timer/Counter0
+.equ	PRTIM1, 3	; Power Reduction Timer/Counter1
+
+; CLKPR - Clock Prescale Register
+.equ	CLKPS0, 0	; Clock Prescaler Select Bit 0
+.equ	CLKPS1, 1	; Clock Prescaler Select Bit 1
+.equ	CLKPS2, 2	; Clock Prescaler Select Bit 2
+.equ	CLKPS3, 3	; Clock Prescaler Select Bit 3
+.equ	CLKPCE, 7	; Clock Prescaler Change Enable
+
+
+; ***** BOOT_LOAD ********************
+; SPMCSR - Store Program Memory Control Register
+.equ	SPMEN, 0	; Store Program Memory Enable
+.equ	PGERS, 1	; Page Erase
+.equ	PGWRT, 2	; Page Write
+.equ	RFLB, 3	; Read fuse and lock bits
+.equ	CTPB, 4	; Clear temporary page buffer
+
+
+
+; ***** LOCKSBITS ********************************************************
+.equ	LB1, 0	; Lockbit
+.equ	LB2, 1	; Lockbit
+
+
+; ***** FUSES ************************************************************
+; LOW fuse bits
+.equ	CKSEL0, 0	; Select Clock source
+.equ	CKSEL1, 1	; Select Clock source
+.equ	CKSEL2, 2	; Select Clock source
+.equ	CKSEL3, 3	; Select Clock source
+.equ	SUT0, 4	; Select start-up time
+.equ	SUT1, 5	; Select start-up time
+.equ	CKOUT, 6	; Clock Output Enable
+.equ	CKDIV8, 7	; Divide clock by 8
+
+; HIGH fuse bits
+.equ	BODLEVEL0, 0	; Brown-out Detector trigger level
+.equ	BODLEVEL1, 1	; Brown-out Detector trigger level
+.equ	BODLEVEL2, 2	; Brown-out Detector trigger level
+.equ	EESAVE, 3	; EEPROM memory is preserved through the Chip Erase
+.equ	WDTON, 4	; Watchdog Timer always on
+.equ	SPIEN, 5	; Enable Serial Program and Data Downloading
+.equ	DWEN, 6	; DebugWIRE Enable
+.equ	RSTDISBL, 7	; External Reset disable
+
+; EXTENDED fuse bits
+.equ	SELFPRGEN, 0	; Self-Programming Enable
+
+
+
+; ***** CPU REGISTER DEFINITIONS *****************************************
+#define	XH	= r27
+#define	XL	= r26
+#define	YH	= r29
+#define	YL	= r28
+#define	ZH	= r31
+#define	ZL	= r30
+
+
+
+; ***** DATA MEMORY DECLARATIONS *****************************************
+.equ	FLASHEND, 0x03ff	; Note: Word address
+.equ	IOEND, 0x003f
+.equ	SRAM_START, 0x0060
+.equ	SRAM_SIZE, 128
+.equ	RAMEND, 0x00df
+.equ	XRAMEND, 0x0000
+.equ	E2END, 0x007f
+.equ	EEPROMEND, 0x007f
+.equ	EEADRBITS, 7
+#pragma AVRPART MEMORY PROG_FLASH 2048
+#pragma AVRPART MEMORY EEPROM 128
+#pragma AVRPART MEMORY INT_SRAM SIZE 128
+#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
+
+
+
+; ***** BOOTLOADER DECLARATIONS ******************************************
+.equ	NRWW_START_ADDR, 0x0
+.equ	NRWW_STOP_ADDR, 0x3ff
+.equ	RWW_START_ADDR, 0x0
+.equ	RWW_STOP_ADDR, 0x0
+.equ	PAGESIZE, 16
+
+
+
+; ***** INTERRUPT VECTORS ************************************************
+.equ	EXT_INT0addr, 0x0001	; External Interrupt Request 0
+.equ	PCI0addr, 0x0002	; Pin Change Interrupt Request 0
+.equ	PCI1addr, 0x0003	; Pin Change Interrupt Request 1
+.equ	WATCHDOGaddr, 0x0004	; Watchdog Time-out
+.equ	ICP1addr, 0x0005	; Timer/Counter1 Capture Event
+.equ	OC1Aaddr, 0x0006	; Timer/Counter1 Compare Match A
+.equ	OC1Baddr, 0x0007	; Timer/Counter1 Compare Match B
+.equ	OVF1addr, 0x0008	; Timer/Counter1 Overflow
+.equ	OC0Aaddr, 0x0009	; Timer/Counter0 Compare Match A
+.equ	OC0Baddr, 0x000a	; Timer/Counter0 Compare Match B
+.equ	OVF0addr, 0x000b	; Timer/Counter0 Overflow
+.equ	ACIaddr, 0x000c	; Analog Comparator
+.equ	ADCCaddr, 0x000d	; ADC Conversion Complete
+.equ	ERDYaddr, 0x000e	; EEPROM Ready
+.equ	USI_STRaddr, 0x000f	; USI START
+.equ	USI_OVFaddr, 0x0010	; USI Overflow
+
+.equ	INT_VECTORS_SIZE, 17	; size in words
+
+#endif  /* _TN24DEF_INC_ */
+
+; ***** END OF FILE ******************************************************
-- 
cgit v1.2.3-54-g00ecf